Abstract-Passivation of Ge has been a critical issue for Ge MOS applications in future technology nodes. In this letter, we introduce ozone oxidation to engineer Ge/insulator interface. Density of interface states (D it ) across the bandgap and close to the conduction band edge was extracted using conductance technique at low temperatures. D it dependence on growth conditions was studied. Minimum D it of 3 × 10 11 cm −2 V −1 was demonstrated. Physical quality of the interface was investigated through Ge 3d spectra measurements. We found that the interface and D it are strongly affected by the distribution of oxidation states and the quality of the suboxide.
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I. INTRODUCTION
F UTURE CMOS scaling requires the introduction of new channel materials and innovative device structures [1] . Ge has been considered as a promising candidate as channel material for future technology nodes because of its lower effective-conductivity mass. However, passivation of Ge interface has been a critical challenge. Direct deposition of a high-k dielectric on Ge has exhibited poor electrical characteristics. Many attempts have been made with different high-k materials, including HfO 2 [2] , ZrO 2 [3] , Al 2 O 3 [4] , and LaAlO 3 [5] , to find a suitable dielectric for Ge. Mobilities above 300 cm 2 V −1 s −1 have been reported for Ge PMOS. However, Ge NMOS exhibited poor drive current and low mobility by several demonstrations worldwide [6] , [7] . Better characterization and understanding of interface traps can be helpful to investigate the Ge-NMOS problem. In addition, a good-quality interface layer is required before the deposition of a high-k dielectric to improve PMOS performance and to solve the Ge-NMOS problem.
Although Ge is a column-IV semiconductor like Si, the chemical reactivity of Ge surface is significantly different from Si surfaces. The electrical quality of Ge interface is strongly affected by the oxidation states. Therefore, understanding the early stages of oxidation is important to control the Ge interface. Ge has a smaller bandgap than Si. Therefore, interfacetrap time constants are much shorter, which makes density of interface states extraction more complicated than Si. Conventional D it extraction methods cannot be directly applied to Ge. In this letter, we show that Ge interface can be improved, and D it can be reduced by controlled ozone oxidation. In addition, conductance technique at low temperatures can be used to get accurate distribution of D it across the bandgap of Ge.
II. EXPERIMENT
Direct formation of a high-k dielectric on Ge has not given good results in the past [2] - [5] . A good-quality interface layer is required before the deposition of a high-k dielectric. Ozone oxidation can be helpful in thermal oxidation of Ge at lower temperatures, because ozone is more reactive than oxygen. In addition, it has been shown for Si that ozone oxidation at lower temperatures results in lower density of intermediate oxide states [8] . We have investigated Ge/GeO 2 interface using ozone oxidation of Ge. MOS capacitors (MOSCAPs) were built on n-type Ge substrates with (100) surface orientation. Ge wafers were thermally oxidized with ozone at 15 torr in 200
• C−450
• C range to form passivating interlayer. Oxidation was followed by depositions of two different dielectrics (SiO 2 and HfO 2 ) on different samples. Low-pressure chemical-vapordeposition SiO 2 was deposited at 300
• C, followed by Al sputtering and photolithography to make the MOSCAP patterns. HfO 2 was deposited by ALD at 150
• C with precursor tetradiethylaminohafnium, and Pt was evaporated using shadow masking to form the gate electrodes.
III. RESULTS AND DISCUSSION
In the MOSCAP study, to target Ge-NMOS problem, we focused on n-type substrate and measured D it in the upper half of the bandgap. D it distribution for various samples is shown in Fig. 1 . Conductance method is a reliable way to extract D it , but it cannot be directly applied to Ge. At room temperature, due to thermal generation and weak inversion response, conductance does not exhibit typical interface-trap behavior. Time constants for capture and emission processes of carriers through interface traps are much shorter for Ge than for Si, due to smaller bandgap. Hence, the conductance was measured in the temperature range of 77 K-250 K, to determine 0741-3106/$25.00 © 2008 IEEE Minimum D it of 3 × 10 11 cm −2 V −1 is obtained for samples oxidized at 400
• C, both with LPCVD SiO 2 (LTO) and HfO 2 as top dielectric. These numbers are the lowest reported for Ge and are similar to the reported values for high-k dielectrics on Si. Asymmetric D it distribution or higher D it close to the conduction band edge was reported previously for different passivation techniques like thermal GeON [9] and silicon passivation [10] . Such trends were not observed on these ozoneoxidized samples.
Oxidation can result in various Ge suboxide (GeO x ) states [11] , which can strongly affect the electrical quality of the interface. Controlling the early stages of oxidation is important to engineer the GeO x layer. The quality of Ge-interface passivation strongly depends on oxidation conditions, pressure, and temperature, since they affect the surface bonding. Dependence of D it values on oxide growth temperature, measured at midgap and conduction band edge, is shown in Fig. 2 . Samples oxidized at 400
• C show minimum D it at the midgap and the band edge. For growth temperatures lower or higher than 400
• C, D it increases. Comparison of the electronic structure and distribution of intermediate oxidation states can be useful to understand passivation issues and also to investigate the reason for the growth-temperature dependence in Fig. 2 .
Obtaining higher oxidation states requires energy to break more Ge bonds, which can be supplied by thermal energy or activated oxygen. Therefore, use of ozone at appropriate temperatures can favor the formation of higher oxidation Fig. 2 . D it dependence of oxide growth temperature is shown. Fig. 3 . Ge 3d spectra obtained with synchrotron radiation at 400 eV are shown. The shift of oxide peak toward GeO 2 as increasing growth temperature indicates the increase in the rate of higher oxidation states. Three-dimensional spectrum after DI water etch of 400-• C sample confirms that grown oxide was GeO 2 .
states. The synchrotron-radiation-photoelectron-spectroscopy measurements are done on various samples, and Ge 3d spectra are examined at 400-eV photon energy to find the distribution of oxidation states. As shown in Fig. 3 , the intensity of spectral component due to dioxide species increases with oxidation temperature, while the intensity of the peak due to suboxide species (GeO x ) decreases. This results in a shift of the overall oxide peak toward higher binding energy. In addition, deionized water (DI) etch removes the higher binding-energy oxide peak, confirming that the grown oxide is GeO 2 , which is soluble in water. Decomposing the oxide peaks into oxidation states [11] , it is found that oxide grown at 400
• C (as compared to lower temperatures) has less intermediate oxidation states and more 4+ state (Fig. 4) . Sample prepared at 350
• C showed higher emission from 3+ state besides 1+ and 2+ states than the sample prepared at 400
• C. The process of obtaining higher oxidation states is competing with the stability of 2+ state. Therefore, at higher temperatures like 400
• C, no emission from 3+ is observed, because the reaction at the interface favors 4+ states. As the contribution from higher oxidation states increase and intermediate oxidation states suppressed, optimum passivation and D it is reached. This occurs at 400
• C for ozone oxidation of Ge. At higher temperatures, transformation of GeO 2 (4+ state) to GeO (2+) state occurs at the interface [12] GeO 2 + Ge → 2 GeO which causes increase in D it (Fig. 2, for 450 • C). The difference between the reaction with oxygen of Ge and Si interfaces can be explained as follows. For Si, only 4+ oxidation state is stable among four oxidation states, and the suboxides are easily converted to SiO 2 with annealing. On the other hand, Ge is known to form GeO, as well as GeO 2 (Ge in 2+ and 4+ oxidation states). Annealing of Ge favors 2+ state. This behavior is different from Si where it easily forms SiO 2 . At ∼420
• C, desorption of GeO from the interface takes place, leading to an increase in D it .
IV. CONCLUSION
A new technique to electrically passivate the interface of Ge using thermal oxidation in ozone prior to a dielectric deposition has been developed to improve CMOS performance. D it distributions over the bandgap and close to band edges were extracted using conductance technique at low temperatures to avoid short time constants for capture and emission processes of carriers through interface traps due to smaller bandgap of Ge. A minimum D it of 3 × 10 11 cm −2 V −1 was obtained for samples oxidized at 400
• C in ozone ambient, which is in the range of state-of-the-art Si/high-k dielectric-interface quality. Lower or higher oxidation temperatures than 400
• C showed increase in D it values due to the formation of Ge suboxide (GeO x ) states. Incorporation of optimized oxidation of Ge surface should further improve the current transport in Ge FETs.
